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 In telecommunication systems, Heterojunction Bipolar Transistors (HBTs) 
are used extensively due to their good electrical characteristics. The work 
presented in this paper aims to enhance the electrical performance of the InP 
/ InGaAs Single Heterojunction Bipolar Transistor (SHBT) in terms of the 
static current gain β. Silvaco’s TCAD tools were used for the simulation of 
the output characteristics of the studied electronic device. Initially, we used 
the interactive tool Deckbuild to define the simulation program and the 
device editor DevEdit to design the device structure, and we also used the 
simulator Atlas which allows the prediction of the electrical characteristics of 
most semiconductor devices. Because of several phenomena occuring within 
the electronic device SHBT, we added some physical models included in the 
simulator such as SRH, BBT.STD. Afterwards, we investigated the influence 
of doping concentrations of the base and the collector Nb and Nc on the 
electrical performance of the InP/InGaAs SHBT, and particularly in terms of 
the static current gain β. Finally, based on optimal values of the selected 
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1. INTRODUCTION  
Nowadays, ultra-fast and low-noise semiconductor devices are being more and more requested for 
communication and information systems.  A semiconductor, as silicon, is a material that is neither a 
conductor of electricity, nor an insulator. It can be either one or the other according to various conditions.  
It has almost an empty conduction band and almost a filled valence band with a very narrow energy gap  
separating them. Semiconductor is principally classified into two categories : intrinsic and extrinsic. 
An intrinsic semiconductor is made of the semiconductor material in its extremely pure form, and the number 
of conduction electrons is equal to the number of holes. It has a poor conductivity. An extrinsic 
semiconductor is defined as an improved intrinsic semiconductor to whom was added a small amount of 
impurities by a process called doping, which changes its electrical behavior. The doping helps to improve the 
conductivity of the semiconductor.  Extrinsic semiconductors are divided into two types, N-type or P-type, 
and this is due to the doping agents used [1]. 
III-V semiconductor materials are distinguished by their electronic transport properties, because 
they display a direct band gap and a high electronic mobility. They have excellent speed characteristics, and 
they are increasingly used for the manufacturing of electronic devices, they allow the operation of these 
devices at very high frequencies [2]. 
Int J Elec & Comp Eng  ISSN: 2088-8708  
 
How does technological parameters impact the static current gain of InP-based single .... (Jihane Ouchrif) 
3433 
The transistors are considered as promising electronic devices for communication systems 
containing high data rate. They are used for some applications that need high gain [3]. As opposed to a 
homojunction, a heterojunction is a junction that happens between two different semiconductor materials 
having different gaps. In 1951, William Shokley proposed the heterojunction, and as reported elsewhere [4] 
the main goal of using the heterojunction is to improve semiconductor performances, because it gives  an 
additional degree of freedom to devices in comparison to the homojunction [5]. 
Heterojunction bipolar transistors (HBTs) based on  III-V semiconductor materials are interesting 
for power and  high frequency applications [4, 5]. The use of wide bandgap emitters is the main raison of 
HBTs performances. Because, in the case where the emitter bandgap is larger than that in the base layer for 
an n-p-n HBT,  a barrier is created to the forward injection of electrons by the bandgap discontinuity, and as a 
result a higher turn-on voltage is obtained for the emitter-base diode [6].  
Recently, InP-InGaAs HBTs have become outstanding devices characterized by high speed 
performance, superior frequency performance [7, 8] and excellent current handling capability [9]. It is 
principally because of the small bandgap width of the material InGaAs used in the base layer that has high 
electron mobility, which results from very short transit times for the electrons crossing through the base [10]. 
The electrical performances of bipolar transistors were extensively studied and characterized by 
figures of merit, among them we cite the static current gain β, the maximum frequency of oscillation fmax, 
the cut-off frequency fT, or by Emitter Coupled Logic (ECL) gate delay. However, the choice of the figure of 
merit depends on the application to which the transistor is intended [11]. This present paper aims to study the 
impact of two selected technological parameters of the SHBT on its electrical performance, more precisely 
on the static current gain β in order to improve it. The two selected parameters are : the doping concentrations 
of the base and collector layers, Nb and Nc. 
The studied electronic device SHBT is composed of III-V semiconductor materials, an Indium 
Phosphide (InP) binary alloy and an Indium Gallium Arsenide (InGaAs) ternary alloy. Concerning the 
material growth and fabrication of the InP/InGaAs SHBT, the Metal Organic Chemical Vapor Deposition 
(MOCVD) was used in the past for the growth of the epitaxial layers of the SHBT. However, Molecular 
Beam Epitaxy (MBE) technique is relatively recent in comparison to MOCVD. The MBE materials are 
grown at a much lower temperature ~450 °C, but MOCVD materials at ~750 °C which have an impact on the 
device performances [12].  
The Molecular Jet Epitaxy (MBE) technique is used for the growth of the epitaxial layers of the 
SHBT on Fe-doped semi-insulating (100) InP substrates [13]. According to literature, the growth is carried 
out at a low temperature of ~420°C and it used stoichiometric conditions for both materials the Phosphide 
and the Arsenide. The description of the different operational aspects which concern the phosphorus 
generation from a GaP decomposition is detailed in the papers [12, 13]. 
 
 
2. THE PROPOSED METHOD 
2.1. TCAD tools of Silvaco 
The  big challenge for semiconductor manufacturers is to improve semiconductor processing 
technologies and devices respecting the constraints of time and cost. But thanks to TCAD tools of Silvaco, 
manufacturers have a reduced number of engineering wafers, their time and money are saved [14].   
- Silvaco (Silicon Valley Corporation) [15] is the company that provides TCAD tools (Technology 
Computer Aided Design) for different markets such as photonics, power electronics, analog and HSIO 
design, advanced CMOS process….   
- Atlas [16, 17] is a two and three dimensional device simulator. It allows users to predict the electrical 
behavior of any electronic device and it provides insight into the internal physical phenomena occurring 
within devices.  
- DevEdit [18] is a structure and mesh editor, it can be used to either create a device from scratch or to 
remesh or edit an existing device. It creates standard structures that are easily integrated into Silvaco 
simulators and other support tools. 
- Athena [19] is a simulator tool for semiconductor fabrication processes. It provides techniques to perform 
efficient simulation analysis that substitutes for costly real world experimentation. 
- Deckbuild [20] is the environment where the simulation program is defined in through specific orders. 
Multiple simulators considered as inputs can be used with Deckbuild such as Athena, Atlas, DevEdit. 
- TonyPlot [15] is the environment where the simulation results are displayed. It gives complete 
possibilities for visualization and analysis of the output characteristics.  
The Figure 1 presents the inputs and the outputs of the device simulator Atlas. They are different 
types of input and output files for Atlas. They are two types for Atlas input files which are: a command file 
that contains the commands of the simulator described in statements part under Atlas in the Figure 1, 
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and a structure file that defines the structure to be simulated. Concerning the output files, they are three types: 
a runtime output which shows errors and warning messages during the simulation, a log file which stores 
currents and voltages, and the solution file which stores 2D and 3D data associated to values of 





Figure 1. Inputs and outputs of Atlas [15]  
 
 
2.2. Proposed Solution for the optimization of the static current gain 
We have proposed the simulation steps shown in the Figure 2 to improve the static current gain β of 
the InP/InGaAs SHBT. Firstly, we designed the device structure using the Silvaco tool DevEdit respecting 
the structure characteristics. Secondly, we modelled physically and numerically the studied electronic device 
in 2D using the Atlas commands. Thirdly, we simulated the electrical characteristics of the device especially 
the I-V curve. We then extracted the static current gain β. After that, we selected two technological 
parameters which are the doping concentrations of the base and the collector Nb and Nc. We evaluated the 
influence of these parameters on the static current gain β and we understood how these parameters impact the 





Figure 2.  Flowchart indicating the simulation steps for the optimization of the static current gain 
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3. INP/INGAAS SHBT MODELLING 
The device production relies on the fabrication process, but device modelling is necessary to 
understand the semiconductor device physics as the fabrication process and characterization related to the 
device. Device modelling is important to analyse output characteristics, and it is recently more momentous 
because it allows to virtually fabricate "Beyond Moore" devices as highlighted in the International 
Technology Roadmap for Semiconductor (ITRS) 2016 [21]. Thanks to device modelling, the designer can 
understand the semiconductor device and its physics [22]. 
 
3.1. INP/INGAAS SHBT Device Structure 
We simulated the reference device structure InP/InGaAs SHBT based on the research papers [8], 
[10], the SHBT emitter surface is equal to 5x5 µ𝑚2. This electronic device is composed of different epitaxial 
layers, namely the cap, Emitter 1, Emitter 2, Spacer, Base, Collector, Sub-collector, and Buffer. 
The semiconductor materials used are InP and InGaAs, the contacts are made from the material Gold.  
The Table 1 contains the characteristics of the various epitaxial layers, such as their dopings, their 
thicknesses and the materials composing them. The design of the SHBT was performed using the TCAD 
tools of Silvaco, and more precisely the device structure editor DevEDIT [18].   
 
 
Table 1. Layer structure of InP/InGaAs SHBT 
Layer [8, 10] Material [8, 10] Doping (cm^(-3)) Thickness (nm) [8] 
Emitter 1 In0.47 Ga0.53As n = 1x10
17[8, 10] 135 
Emitter 2 InP n = 1x1017[8, 10] 40 
Spacer In0.47 Ga0.53As Intrinsic [8, 10] 5 
Base In0.47 Ga0.53As P =1.5x10
19[8, 10] 65 
Collector In0.47 Ga0.53As n = 1x10
16 [8, 10] 630 
Sub-collector In0.47 Ga0.53As n = 1x10
19[10] 500 
Buffer In0.47 Ga0.53As Intrinsic [8, 10] 10 
Substrate Semi-insulating InP [8, 10] 
 
 
The Figure 3 presents the two-dimensional illustration of the simulated InP/InGaAs Single 
Heterojunction Bipolar Transistor in the interactive visualization tool TonyPlot. The device structure is 





Figure 3. Epitaxial structure of InP/InGaAs SHBT 
 
     
3.2. Physical Modelling 
The effect of doping on electron and hole mobility for the SHBT was considered in the simulation, it 
was done by integrating the concentration dependent analytical mobility relative to the Caughey and Thomas 
mobility model. We based our work on the values of the Table 2 [8]. The effective mobility of electrons and 
holes in each region is defined by the Caughey - Thomas equation and expressed by the following [8, 23]:  
 


















                                                                            (1)    
 
where,  β, δ and γ  are the temperature dependent coefficients,  TL = 300 K.     
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Table 2. Mobility parameters for InP and In0.47Ga0.53As materials  
Parameter InP In0.47 Ga0.53As 
Electron 
μmax(cm
2. V-1.sec-1) 4917 11599 
μmin(cm
2. V-1.sec-1) 300 3372 
NC (cm
-3) 6.4x1017 8.9x1016 
α 0.46 0.76 
Hole 
μmax(cm
2. V-1.sec-1) 151 331 
μmin(cm
2. V-1.sec-1) 20 75 
NV (cm
-3) 1x1017 1x1018 
α 0.96 1.37 
 
 
The Table 2 contains the mobility parameters for the both semiconductor materials InP and 
In0.47Ga0.53As. μmax and μmin are the maximum and the minimum mobilities at low and high levels of 
doping, NC and NV  are respectively the electron and hole densities in the conduction and valence bands. 
Physical models were integrated in the simulation to take into account the physical phenomena associated 
with  SHBT device operation, the simulator Atlas contains several physical models [17] such as mobility 
models, recombination models, impact ionization, tunneling models and carrier injection models. Among the 
physical models added in the simulation, we cite the carrier statistic model BGN (Bandgap Narrowing), the 
recombination model SRH (Shockley read Hall), the Selberherr's model of the ionization impact (IMPACT 
SELB), the Tunnel effect model BBT.STD (Band-to-Band), and the optical model OPTR. 
 
 
3.3. Numerical Modelling 
The Newton method was used for the numerical modelling, it solves numerically a serie of 
semiconductor device equations [24] such as the equations of continuity of the carriers, Poisson’s equation, 
the equations of the electric fields. 
-Poisson’s equation: 
 
div (ɛ ∇ψ) = ρ                                                                                                                       (2) 
 
where, 
Ɛ: the dielectric constant of the material. 
Ψ: the local voltage potential. 
And ρ: the local charge density. 
-The electric field E⃗ :   
 
E⃗  = - ∇ψ                                                                                                                                             (3)                                                        
 







 div (jn⃗⃗  ) + Gn - Rn                                                                                                        (4) 
                                                                   
∂p
∂t
 = - 
1
q
 div (jp⃗⃗  ) + Gp - Rp                                                                                     (5)                                                                         
 
where, 
jn⃗⃗   and  jp⃗⃗   are the electron and hole currents. 
Gn , Gp , Rn and Rp are respectively the generation and recombination rates for the electrons and holes. 
-The drift and diffusion currents for electrons and holes:  
 
jn⃗⃗   = n.q.µn.E⃗  + q.Dn.∇n                                                        (6) 
                                                   
jp⃗⃗   = p.q.µp.E⃗  - q.Dp.∇p                                                                                         (7) 
 
where, µn and µp are the carrier mobilities, and Dn, Dp are the diffusion coefficients for electrons and holes. 
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4. RESULTS AND DISCUSSION  
We have carried out a 2D physical and numerical modelling of an npn SHBT using Silvaco’s TCAD 
tools. Figures below show the simulation results for the output electrical characteristics Ic - Vce for constant 
values of base currents at room temperature (T= 300 K).  
TCAD tools enable the simulation of electronic devices of various layers and materials, but 
furthermore it allows to modify the doping profile of each region for the studied electronic device [25]. 
Therefore, we evaluated the influence of the base and the collector doping concentrations Nb and Nc on the 
static current gain β of the InP/InGaAs SHBT for the same conditions of the reference device.  
 
4.1. Output Electrical Characteristics 
The Figure 4 presents the electrical output characteristics Ic-Vce of the Single Heterojunction 
Bipolar Transistor (SHBT). We plotted the function Ic= f (Vce) at four constant values of base current from 
Ib= 2.5 µA to Ib= 10 µA with a step equal to 2.5 and for a  Vce which varies between 0 and 2 V. According to 
the I-V curve above, we noticed that the offset in turn-on voltage (Vceo) is of the order of 50 mv. 
The difference between the voltages of the heterojunction region and the homojunction region is the main 
cause of this offset. The InP/InGaAs SHBT static current gain is around 80.24 [26]. 
In order to define an improved Heterojunction Bipolar Transistor operating in microwave 
applications, we examinated the impact of technological parameters such as the base and the collector doping 
concentrations, and we determined the optimal values of these parameters which enable the optimization of 
the SHBT static current gain. 
Figure 5 shows the output characteristics Ic= f (Vce) at Ib = 10 μA and T= 300 K   for different 
values of the doping concentration of the base layer.  The Table 3 presents the current gain β = Ic Ib⁄   obtained 
for each base doping concentration Nb. Different values from 1x10
20 cm−3 to 1x1018 cm−3 were investigated 





Figure 4. Simulated Ic -Vce Characteristics for the 
InP/InGaAs SHBT at T =300 K  
 
 
Figure 5. Output Characteristics Ic= f (Vce) for 
different base doping concentrations Nb  
at  Ib = 10 μA  and T = 300 K 
 
 
Then, according to the Figure 5 and the Table 3, we observed that when we reduce the doping 
concentration of the base layer, the static current gain increases. Therefore, it is the lowest base doping 
concentration equal to 1x1018 cm−3 which gives the highest static current gain of about 312.01. 




Table 3. Impact of base doping concentration Nb  
on the static current gain of InP/InGaAs SHBT at Ib= 10 µA and T= 300 K 
Base doping concentration Nb (cm
-3) Ib (µA) Ic(mA) Current gain β (A/A) 
1x1020 10 0.2797 27.97 
5x1019 10 0.4714 47.14 
1.5x1019 10 0.8024 80.24 
1x1019 10 0.9351 93.51 
5x1018 10 1.2934 129.34 
2x1018 10 2.1418 214.18 
1x1018 10 3.1201 312.01 
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Figure 6 illustrates the output characteristics Ic= f (Vce) at  Ib = 10 μA and T= 300 K for different 
values of collector doping concentration. Table 4 presents the results of the static current gain β according to 
the variation of the collector doping concentration Nc. The reference device has a collector doping 





Figure 6. Output Characteristics Ic= f (Vce) for different collector doping concentrations 
 at  Ib = 10 μA and T = 300 K 
 
 
Table 4.  Influence of the collector doping concentration on the static current gain of InP/InGaAs SHBT  
at Ib= 10 µA and T= 300 K 
Collector doping concentration  Nc (cm
-3) Ib (µA) Ic(mA) Current gain β (A/A) 
3x1016 10 0.8641 86.41 
2x1016 10 0.8342 83.42 
1x1016 10 0.8024 80.24 
3x1015 10 0.7762 77.62 
2x1015 10 0.7727 77.27 
1x1015 10 0.7693 76.93 
 
 
It is clearly observed from the Figure 6 and the Table 4 that the static current gain increases slightly 
with the slight increase of the collector doping concentration. Therefore, it is the higher collector doping 
which gives the highest static current gain. Then, the collector doping concentration equal to 3x1016 cm−3 
allows obtaining a static current gain higher slightly than that of the reference device, and equal to 86.41. 
The improvement is slight and it is around 7.68%.  
The investigation of the both technological parameters: base and collector doping concentrations, 
led us to define an improved device according to the optimal  values of the selected parameters giving the 
highest static current gain β, particularly a base doping concentration equal to 1x1018 cm−3 and a collector 
doping concentration equal to 3 x1016 cm−3. After that, we simulated the optimized device structure following 
the same steps of the physical and numerical modelling of the reference device SHBT. 
Figure 7 presents the curve of the output electrical characteristics Ic=f (Vce) for the optimized device. 
The function Ic=f (Vce) was plotted for four base currents Ib=2.5 µA, 5µA, 7.5 µA and 10 µA with the step 
of 2.5. We noticed that for a Vce which varies from 0 to 2V, the offset in turn-on voltage is of the order 





Figure 7. Output Characteristics Ic= f (Vce) for the optimized device at T=300 K 
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We calculated the static current gain β for the SHBT improved device, it is around 335.93. We then 
observed that it is higher than that of the SHBT reference device which is equal to 80.24. In this case, there is 
a huge improvement estimated of the order of 318.65% compared to the reference device. 
Other technological parameters were investigated in our other research paper [26] where we have 
reported that the base width Wb has an important impact on the static current gain β because when we reduce 
it, the static current gain increases in an important way, while for the emitter length Le when we increase it 
the static current gain increases slightly. The reduction of transistor size has many advantages in different 
aspects especially in the technological one, among these advantages we cite the increase of operation speed 
and improvement of the device reliability by low power consumption, and  smaller devices are required for 
various reasons, for that manufacturers are fabricating them in accelerating way, by example ultrafine 
transistors are intended for applications such as semiconductor integrated circuits [27, 28]. The base layer of 
the SHBT is the most important and critical layer of this device, because technological parameters related to 
the base layer such as the width and the doping concentration have an important impact on the static current 
gain β in comparison to other investigated parameters such as the emitter length and the collector doping 
concentration.  
 
4.2. Comparison with other works 
According to the presented results shown in the Table 5, we can notice that we reached a higher 
static current gain equal to 335.93 with our proposed work after optimization compared to other works. 
 
 
Table 5. Comparison between the obtained static current gain and other works at T= 300 K 
Ref Vceo (mV) Ib (µA) Ic (mA) Current gain β (A/A) 
Our work without optimization 50 10 0.8024 80.24 
Proposed work after optimization 50 10 3.3593 335.93 
Other work [7] 150 10 0.90 90 
Our other work [26] 50 10 2.0718 207.18 
 
 
5. CONCLUSION  
In this work, a two-dimensional physical and numerical modelling was done using Silvaco’s TCAD 
tools for the InP/InGaAs Single Heterojunction Bipolar Transistor. We have integrated in the simulation 
program the physical models such as SRH, BGN to consider the impact of the physical mechanisms that 
occur within the studied electronic device. Afterwards, we evaluated the doping concentration influence of 
the base and the collector layers Nb and Nc on the static current gain β. We then selected the values of these 
technological parameters that allow us to define an optimized device. We chose the base doping 
concentration equal to 1x1018 cm−3, and the collector doping concentration equal to 3x1016 cm−3. 
Consequently, the defined optimized device enables obtaining a higher static current gain β equal to 335.93. 
The estimated improvement is around 318.65%. Between all the investigated parameters, we have reported 
that technological parameters related to the base layer have a great impact on the static current gain β, these 
parameters are the base width Wb and the base doping concentration Nb. For our future work prospects, we 
plan to do an evaluation of the other technological parameters on the static current gain, and also to enhance 
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